MIPS instruction set - PDFSEARCH.IO - Document Search Engine

MIPS instruction set
Results: 145

#	Item
21	Data Sheet PRELIMINARY December 2010 AR9331 Highly-Integrated and Cost Effective IEEE 802.11n 1x1 2.4 GHz SoC for AP and Router Platforms Add to Reading List Source URL: www.openhacks.com Language: English - Date: 2013-10-03 09:25:08 Interrupts Instruction set architectures Management Data Input/Output Central processing unit Universal asynchronous receiver/transmitter IEEE 802.11n-2009 IEEE 802.11 Control register MIPS instruction set
22	This article appeared in a journal published by Elsevier. The attached copy is furnished to the author for internal non-commercial research and education use, including for instruction at the authors institution and shar Add to Reading List Source URL: www.georgemather.com Language: English - Date: 2013-05-14 10:27:56 Cognition Perception Cognitive science Advanced RISC Computing MIPS instruction set Motion perception Neuroscience Nervous system
23	Gregory Ichneumon Brown Web: www.gregorypbrown.com Phone: Add to Reading List Source URL: greg.ichneumon.net Language: English - Date: 2015-01-21 23:31:22 Computer architecture Computing Instruction set architectures Computer engineering Parallel computing Classes of computers Advanced RISC Computing MIPS instruction set System on a chip PowerPC Computer Multiprocessing
24	An Overview of Static Pipelining Ian Finlaysony , Gang-Ryung Uhz , David Whalleyy and Gary Tysony y Department of Computer Science z Department of Computer Science Add to Reading List Source URL: www.cs.fsu.edu Language: English - Date: 2011-08-10 14:26:43 Central processing unit Compiler optimizations Instruction set architectures Classes of computers Software pipelining Instruction pipeline MIPS architecture Reduced instruction set computing Transport triggered architecture Computer architecture Computer engineering Computer hardware
25	Improving Low Power Processor Efficiency with Static Pipelining Ian Finlayson† , Gang-Ryung Uh‡ , David Whalley† and Gary Tyson† † ‡ Add to Reading List Source URL: www.cs.fsu.edu Language: English - Date: 2011-01-31 11:18:06 Central processing unit Compiler optimizations Classes of computers Instruction set architectures Software pipelining Instruction pipeline Reduced instruction set computing MIPS architecture Microarchitecture Computer architecture Computing Computer engineering
26	Extending the internal assembler How to add a new CPU feature Kai Nacke 1 February 2015 LLVM devroom @ FOSDEM´15 Add to Reading List Source URL: fosdem.org Language: English - Date: 2015-02-02 07:56:56 IBM Basic assembly language LLVM Computing Assembler Software engineering Software development Instruction set architectures Compilers MIPS architecture
27	J1: a small Forth CPU Core for FPGAs James Bowman Willow Garage Menlo Park, CA Add to Reading List Source URL: excamera.com Language: English - Date: 2010-11-21 15:20:10 Instruction set architectures Central processing unit Stack machine Microcontrollers Instruction set MIPS architecture Reduced instruction set computing MicroBlaze Forth Computer architecture Computing Computer hardware
28	EN164: Design of Computing Systems Lecture 12: Processor / Single-Cycle Design 1 Professor Sherief Reda http://scale.engin.brown.edu Electrical Sciences and Computer Engineering School of Engineering Add to Reading List Source URL: scale.engin.brown.edu Language: English - Date: 2014-03-23 13:26:52 Computer engineering Datapath Microarchitecture MIPS architecture Register file Instruction set Classic RISC pipeline Computer architecture Central processing unit Computer hardware
29	EN164: Design of Computing Systems Lecture 09: Processor / ISA 2 Professor Sherief Reda http://scale.engin.brown.edu Electrical Sciences and Computer Engineering School of Engineering Add to Reading List Source URL: scale.engin.brown.edu Language: English - Date: 2014-03-23 13:26:52 Central processing unit MIPS architecture Instruction set 64-bit Processor register Assembly languages Pointer Memory address AN/UYK-8 Computer architecture Instruction set architectures Computing
30	The Progress of Computing William D. Nordhaus1 Yale University and the NBER August 30, 2001 version 4.4 __________________________________________________ Add to Reading List Source URL: www.econ.yale.edu Language: English - Date: 2001-08-30 14:19:28 Instruction set architectures Central processing unit Computer performance Instructions per second Dhrystone MIPS architecture Benchmark VAX Computer Computer architecture Computing Computer hardware

UPDATE